VLSI Design

Research Article

Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits

Figure 14

Muller C-element: (a) gate level, (b) transistor level.
984376.fig.0014a
(a)
984376.fig.0014b
(b)