Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2013
/
Article
/
Fig 5
/
Research Article
Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits
Figure 5
Histogram of delay times for 500 BFA circuits (
).