Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits

<table>Histogram of delay times for 500 BFA circuits (<svg height="12.4375" id="M147" style="vertical-align:-0.1638pt" version="1.1" viewbox="0 0 45.25 12.4375" width="45.25" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g transform="matrix(.017,-0,0,-.017,.062,12.162)"><path d="M529 97q-70 -109 -136 -109q-41 0 -56 94q-23 144 -37 284q-38 -88 -99 -202.5t-93 -156.5q-26 -8 -76 -19l-9 21q71 78 145.5 193t124.5 232q-5 84 -15 128q-12 55 -29.5 75.5t-42.5 20.5q-21 0 -45 -13l-8 24q16 17 46 30t55 13q43 0 70 -46.5t40 -169.5
q27 -249 51 -392q7 -46 23 -46q24 0 70 60z" id="x1D706"></path></g><g transform="matrix(.017,-0,0,-.017,14.154,12.162)"><path d="M535 323h-483v50h483v-50zM535 138h-483v50h483v-50z" id="x3D"></path></g><g transform="matrix(.017,-0,0,-.017,28.858,12.162)"><path d="M384 0h-275v27q67 5 81.5 18.5t14.5 68.5v385q0 38 -7.5 47.5t-40.5 10.5l-48 2v24q85 15 178 52v-521q0 -55 14.5 -68.5t82.5 -18.5v-27z" id="x31"></path></g><g transform="matrix(.017,-0,0,-.017,37.018,12.162)"><path d="M241 635q53 0 94 -28.5t63.5 -76t33.5 -102.5t11 -116q0 -58 -11 -112.5t-34 -103.5t-63.5 -78.5t-94.5 -29.5t-95 28t-64.5 75t-34.5 102.5t-11 118.5q0 58 11.5 112.5t34.5 103t64.5 78t95.5 29.5zM238 602q-32 0 -55.5 -25t-35.5 -68t-17.5 -91t-5.5 -105
q0 -76 10 -138.5t37 -107.5t69 -45q32 0 55.5 25t35.5 68.5t17.5 91.5t5.5 105t-5.5 105.5t-18 92t-36 68t-56.5 24.5z" id="x30"></path></g>
</svg>).</table>

VLSI Design

fig6

Figure 6

Figure 6: Computational Performance Optimisation for Statistical Analysis of the Effect of Nano-CMOS Variability on Integrated Circuits 