Journals
Publish with us
Publishing partnerships
About us
Blog
VLSI Design
Table of Contents
Special Issues
VLSI Design
/
2014
/
Article
/
Tab 9
/
Research Article
Investigation of a Superscalar Operand Stack Using FO4 and ASIC Wire-Delay Metrics
Table 9
Delay data for simple wire of length 0 um–60 um.
Wire
0 um
20 um
40 um
60 um
Delay
3.0 ps
6.2 ps
8.7 ps