Research Article

Design of Smart Power-Saving Architecture for Network on Chip

Figure 15

Generator status control and data flow graphs.
531653.fig.0015