Shared Reed-Muller Decision Diagram Based Thermal-Aware AND-XOR Decomposition of Logic Circuits

<div>Average percentage savings with respect to area and temperature of AND-OR decomposed circuits (postlayout report).</div>

VLSI Design

Figure 12: Shared Reed-Muller Decision Diagram Based Thermal-Aware AND-XOR Decomposition of Logic Circuits 