Unified and Modular Modeling and Functional Verification Framework of Real-Time Image Signal Processors

Figure 2

IP and ISP development flow.