A Cache System Design for CMPs with Built-In Coherence Verification

<div>Hardware realization of <svg height="12.0758pt" id="M286" style="vertical-align:-3.3094pt" version="1.1" viewbox="-0.0498162 -8.7664 75.774 12.0758" width="75.774pt" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink"><g transform="matrix(.013,0,0,-0.013,0,0)"><path d="M614 175C564 76 510 21 408 21C256 21 146 149 146 336C146 488 235 629 402 629C510 629 570 586 597 480L626 488C620 541 614 582 606 638C578 643 510 665 429 665C206 665 44 527 44 316C44 157 153 -15 402 -15C474 -15 558 5 586 11C604 45 629 119 643 165L614 175Z" id="g121-65"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="665" vert-adv-y="665"></glyph.data></g><g transform="matrix(.013,0,0,-0.013,8.645,0)"><path d="M673 0V28C608 34 594 43 563 129C499 303 432 494 370 665L339 656L132 132C98 43 84 37 20 28V0H238V28C162 35 154 45 175 108C188 150 203 192 219 237H432C454 176 474 122 487 83S491 36 428 28V0H673ZM418 280H234C265 362 296 450 328 535H330L418 280Z" id="g121-63"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="691" vert-adv-y="691"></glyph.data></g><g transform="matrix(.013,0,0,-0.013,16.362,0)"><path d="M687 650H462V622C543 612 549 605 530 547C498 447 422 252 372 126H370C302 298 229 492 204 563C188 607 191 615 262 622V650H17V622C77 616 93 608 122 534C180 389 262 172 329 -11H360C436 196 541 450 568 516C606 605 619 614 687 622V650Z" id="g121-84"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="703" vert-adv-y="703"></glyph.data></g><g transform="matrix(.013,0,0,-0.013,25.501,0)"><path d="M716 650H478V622C549 617 570 605 575 566C579 535 582 493 582 401V326C582 161 537 40 393 40C269 40 205 133 205 294V521C205 611 213 617 291 622V650H33V622C111 615 120 611 120 521V272C120 154 148 80 208 34C252 0 309 -14 368 -14C434 -14 501 7 548 55C605 116 623 201 623 319V401C623 493 626 536 629 563C633 605 656 618 716 622V650Z" id="g121-83"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="736" vert-adv-y="736"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,35.206,3.132)"><path d="M493 503C489 551 484 614 483 650H43V622C120 616 128 611 128 525V126C128 40 120 34 40 28V0H312V28C221 34 213 40 213 126V307H316C407 307 412 296 424 227H453V420H424C412 355 407 346 316 346H213V584C213 613 216 616 246 616H322C398 616 419 607 436 579C449 559 455 539 464 499L493 503Z" id="g190-71"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="529" vert-adv-y="529"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,40.019,3.132)"><path d="M716 650H478V622C549 617 570 605 575 566C579 535 582 493 582 401V326C582 161 537 40 393 40C269 40 205 133 205 294V521C205 611 213 617 291 622V650H33V622C111 615 120 611 120 521V272C120 154 148 80 208 34C252 0 309 -14 368 -14C434 -14 501 7 548 55C605 116 623 201 623 319V401C623 493 626 536 629 563C633 605 656 618 716 622V650Z" id="g190-86"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="736" vert-adv-y="736"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,46.717,3.132)"><path d="M495 163C480 117 462 85 444 65C421 39 387 34 332 34C290 34 256 36 236 47C218 57 213 77 213 131V526C213 612 222 616 301 622V650H40V622C122 616 128 611 128 526V126C128 41 120 34 36 28V0H489C498 31 519 126 525 157L495 163Z" id="g190-77"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="538" vert-adv-y="538"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,51.613,3.132)"><path d="M495 163C480 117 462 85 444 65C421 39 387 34 332 34C290 34 256 36 236 47C218 57 213 77 213 131V526C213 612 222 616 301 622V650H40V622C122 616 128 611 128 526V126C128 41 120 34 36 28V0H489C498 31 519 126 525 157L495 163Z" id="g190-77"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="538" vert-adv-y="538"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,56.426,3.132)"><path d="M300 253H71L57 198H286L300 253Z" id="g190-46"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="356" vert-adv-y="356"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,59.666,3.132)"><path d="M43 650V622C120 616 128 612 128 526V124C128 39 120 33 34 27V0H270C392 0 492 25 567 83C643 141 690 230 690 350C690 444 655 517 605 565C543 625 450 650 323 650H43ZM213 547C213 587 217 598 226 604C236 612 262 617 304 617C371 617 429 604 474 576C554 529 592 439 592 336C592 176 505 36 319 36C246 36 213 55 213 131V547Z" id="g190-69"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="735" vert-adv-y="735"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,66.272,3.132)"><path d="M303 0V28C221 34 213 39 213 125V525C213 610 221 616 303 622V650H38V622C120 616 128 610 128 525V125C128 40 120 34 38 28V0H303Z" id="g190-74"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="341" vert-adv-y="341"></glyph.data></g><g transform="matrix(.0091,0,0,-0.0091,69.375,3.132)"><path d="M631 18C609 24 585 35 559 65C534 91 514 117 478 169C448 214 406 281 389 313C462 346 516 399 516 485C516 545 490 590 449 616C412 641 363 650 290 650H42V622C120 615 128 612 128 527V125C128 40 120 34 38 28V0H300V28C221 34 212 40 212 125V284H244C295 284 312 272 329 244C359 195 395 133 430 84C475 19 516 -3 592 -7C603 -8 615 -8 627 -8L631 18ZM212 316V563C212 591 215 602 223 607C231 613 248 617 277 617C352 617 423 577 423 469C423 415 407 375 368 345C343 324 310 316 260 316H212Z" id="g190-83"></path><glyph.data ascent="989" descent="-360" horiz-adv-x="621" vert-adv-y="621"></glyph.data></g></svg>.</div>

VLSI Design

A Cache System Design for CMPs with Built-In Coherence Verification

Figure 11