Novel Verification Method for Timing Optimization Based on DPSO

Figure 4

Timing optimization after restriction of available logic gates.