Novel Verification Method for Timing Optimization Based on DPSO

Figure 5

Timing optimization without restriction on logic gates.