Journal Menu
- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
Linking Behavioral, Structural, and Physical Models of Hardware
Guest Editor: Fadi J. Kurdahi- Linking Behavioral, Structural, and Physical Models
of Hardware, Fadi J. Kurdahi
Volume 5 (1997), Issue 2, Pages i-ii - Combining Technology Mapping With Layout, Massoud Pedram, Narasimha Bhat, and Ernest S. Kuh
Volume 5 (1997), Issue 2, Pages 111-124 - Effective Coupling Between Logic Synthesis and Layout
Tools for Synthesis of Area and Speed-Efficient Circuits, Mandalagiri S. Chandrasekhar, Robert H. McCharles, and David E. Wallace
Volume 5 (1997), Issue 2, Pages 125-140 - Statistical Module Level Area and Delay Estimation, Akhilesh Tyagi
Volume 5 (1997), Issue 2, Pages 141-153 - RT Component Sets for High-Level Design Applications, Nikil D. Dutt and Pradip K. Jha
Volume 5 (1997), Issue 2, Pages 155-165 - Module Selection in Microarchitectural Synthesis for
Multiple Critical Constraint Satisfaction
, Ian G. Harris and Alex Orailoğlu
Volume 5 (1997), Issue 2, Pages 167-182 - Taking Thermal Considerations Into Account During
High-Level Synthesis, Jen-Pin Weng and Alice C. Parker
Volume 5 (1997), Issue 2, Pages 183-193 - Datapath Optimization Using Layout Information: An Empirical Study, Allen C.-H. Wu
Volume 5 (1997), Issue 2, Pages 195-209 - Layout Modeling and Design Space Exploration in Pss1 System, Fur-Shing Tsai and Yu-Chin Hsu
Volume 5 (1997), Issue 2, Pages 211-221