Journal Menu
- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
VLSI Design On Self-Checking Systems
Guest Editor: Parag K. Lala- Guest Editorial, Parag K. Lala
Volume 5 (1998), Issue 4, Pages i-ii - Integrated On-Line and Off-Line Error Detection
Mechanisms in the Coding Theory Framework, Mark G. Karpovsky
Volume 5 (1998), Issue 4, Pages 313-331 - Self-Checking Combinational Circuits with Unidirectionally
Independent Outputs, A. Morosow, V. V. Saposhnikov, Vl. V. Saposhnikov, and M. Goessel
Volume 5 (1998), Issue 4, Pages 333-345 - Embedded Parity and Two-Rail TSC Checkers with
Error-Memorizing Capability, Steffen Tarnick
Volume 5 (1998), Issue 4, Pages 347-356 - Design of CMOS PSCD Circuits and Checkers for
Stuck-At and Stuck-On Faults, Yeong-Ruey Shieh and Cheng-Wen Wu
Volume 5 (1998), Issue 4, Pages 357-372 - A Case Study of Self-Checking Circuits Reliability, Jien-Chung Lo
Volume 5 (1998), Issue 4, Pages 373-383 - Self Checking Design Technique for Numerical
Computations, F. S. Vainstein
Volume 5 (1998), Issue 4, Pages 385-392