Journal Menu
- About this Journal
- Abstracting and Indexing
- Aims and Scope
- Article Processing Charges
- Articles in Press
- Author Guidelines
- Bibliographic Information
- Citations to this Journal
- Contact Information
- Editorial Board
- Editorial Workflow
- Free eTOC Alerts
- Publication Ethics
- Reviewers Acknowledgment
- Submit a Manuscript
- Subscription Information
- Table of Contents
Low Power Architecture and Circuit Design Computer Aided Design
Guest Editor: Jun-Dong Cho- Preface, Jun-Dong Cho
Volume 12 (2001), Issue 2, Pages i-iii - A Systematic Approach to Reduce the System Bus Load and Power in Multimedia Algorithms, Koen Danckaert, Chidamber Kulkarni, Francky Catthoor, Hugo De Man, and Vivek Tiwari
Volume 12 (2001), Issue 2, Pages 101-111 - Symmetric and Programmable Multi-Chip Module for Low-Power Prototyping System, Mao-Hsu Yen, Sao-Jie Chen, and Sanko H. Lan
Volume 12 (2001), Issue 2, Pages 113-124 - Power Optimization of Delay Constrained Circuits, Anshuman Nayak, Malay Haldar, Prith Banerjee, Chunhong Chen, and Majid Sarrafzadeh
Volume 12 (2001), Issue 2, Pages 125-138 - Power-conscious Scheduling for Real-time Embedded Systems Design, Youngsoo Shin, Kiyoung Choi, and Takayasu Sakurai
Volume 12 (2001), Issue 2, Pages 139-150 - Investigating Memory System Energy Behavior Using Software and Hardware Optimizations, G. Esakkimuthu, H. S. Kim, M. Kandemir, N. Vijaykrishnan, and M. J. Irwin
Volume 12 (2001), Issue 2, Pages 151-165 - Automatic FSM Synthesis for Low-power Mixed Synchronous/Asynchronous Implementation, Bengt Oelmann, Kalle Tammemäe, Margus Kruus, and Mattias O'Nils
Volume 12 (2001), Issue 2, Pages 167-186 - Accurate Power Estimation for Sequential CMOS Circuits Using Graph-based Methods, Miriam Leeser and Valerie Ohm
Volume 12 (2001), Issue 2, Pages 187-203 - A Fast and Accurate Method of Power Estimation for Logic Level Networks, G. Theodoridis, S. Theoharis, D. Soudris, and C. Goutis
Volume 12 (2001), Issue 2, Pages 205-219 - Backward Propagated Capacitance Model for Register Transfer Level Power Estimation, Jung Yun Choi, Young Hwan Kim, and Kyoung-Rok Cho
Volume 12 (2001), Issue 2, Pages 221-231 - Signal Strength Based Switching Activity Modeling and Estimation for DSP Applications, Lih-Yih Chiou, Khurram Muhammand, and Kaushik Roy
Volume 12 (2001), Issue 2, Pages 233-243 - An Instruction-Level Power Analysis Model with Data Dependency, Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, and Davide Sarta
Volume 12 (2001), Issue 2, Pages 245-273 - Integrated Area-power Optimal State Assignment, Akhilesh Tyagi
Volume 12 (2001), Issue 2, Pages 275-300