Research Article

An Optimal Implementation on FPGA of a Hopfield Neural Network

Figure 1

Parallel multiplication of four HNN nodes.
189368.fig.001a
(a)
189368.fig.001b
(b)