An Optimal Implementation on FPGA of a Hopfield Neural Network

Figure 4

Architecture of the serial node (SN).