Architecture Analysis of an FPGA-Based Hopfield Neural Network

Figure 2

Data flow block diagram.