Research Article

Architecture Analysis of an FPGA-Based Hopfield Neural Network

Figure 3

Input unit.