Table of Contents
Advances in Computer Engineering
Volume 2015 (2015), Article ID 405856, 10 pages
http://dx.doi.org/10.1155/2015/405856
Research Article

High Performance Discrete Cosine Transform Operator Using Multimedia Oriented Subword Parallelism

IRISA Lab-CAIRN, CNRS UMR 6074, Lannion, France

Received 27 August 2014; Revised 18 December 2014; Accepted 9 January 2015

Academic Editor: Jenhui Chen

Copyright © 2015 Shafqat Khan et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. M. Kovac and N. Ranganathan, “JAGUAR: a fully pipelined VLSI architecture for JPEG image compression standard,” Proceedings of the IEEE, vol. 83, no. 2, pp. 247–258, 1995. View at Publisher · View at Google Scholar · View at Scopus
  2. L. V. Agostini, I. S. Silva, and S. Bampi, “Pipelined fast 2D DCT architecture for JPEG image compression,” in Proceedings of the 14th Symposium on Integrated Circuits and Systems Design, pp. 226–231, Brasilia, Brazil, September 2001. View at Publisher · View at Google Scholar
  3. N. I. Cho and S. U. Lee, “DCT algorithms for VLSI parallel implementations,” IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 38, no. 1, pp. 121–127, 1990. View at Publisher · View at Google Scholar · View at Scopus
  4. M. Bousselmi, M. S. Bouhlel, N. Masmoudi, and L. Kamoun, “New parallel architecture of the DCT and its inverse for image compression,” in Proceedings of the 7th IEEE International Conference on Electronics, Circuits and Systems (ICECS '00), vol. 1, pp. 345–348, Jounieh, Lebanon, December 2000. View at Publisher · View at Google Scholar · View at Scopus
  5. A. B. Attitalah, P. Kadionik, F. Ghozzi, P. Nouel, N. Masmoudi, and P. Marchegay, “Implementation of Loeffler algorithm on Stratix DSP compared to classical FPGA solutions,” in Proceedings of the International Symposium on Communications, Control and Signal Processing (SCCSP '06), pp. 1–4, Marrakech, Morocco, March 2006.
  6. L. Tao and H. K. Kwan, “Multirate-based fast parallel algorithms for DCT-kernel-based real-valued discrete Gabor transform,” Signal Processing, vol. 92, no. 3, pp. 679–684, 2012. View at Publisher · View at Google Scholar · View at Scopus
  7. K. Z. Bukhari, G. K. Kuzmanov, and S. Vassiliadis, “DCT and IDCT implementations on different FPGA technologies,” in Proceedings of the 13th Annual Workshop on Circuits, Systems and Signal Processing, pp. 232–235, Computer Engineering Lab, Delft University of Technology, Veldhoven, The Netherlands, November 2002, http://ce-publications.et.tudelft.nl.
  8. D. Menard, E. Casseau, S. Khan et al., “Reconfigurable operator based multimedia embedded processor,” in Reconfigurable Computing: Architectures, Tools and Applications: 5th International Workshop, ARC 2009, Karlsruhe, Germany, March 16–18, 2009. Proceedings, vol. 5453 of Lecture Notes in Computer Science, pp. 39–49, Springer, Berlin, Germany, 2009. View at Publisher · View at Google Scholar
  9. S. Khan, E. Casseau, and D. Menard, “Reconfigurable SWP operator for multimedia processing,” in Proceedings of the 20th IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP '09), pp. 199–202, IEEE, Boston, Mass, USA, July 2009. View at Publisher · View at Google Scholar · View at Scopus
  10. Z. Li, S. Peng, H. Ma, and Q. Wang, “A reconfigurable DCT architecture for multimedia applications,” in Proceedings of the Congress on Image and Signal Processing, vol. 1, pp. 360–364, Hainan, China, May 2008. View at Publisher · View at Google Scholar · View at Scopus
  11. A. Sanyal and S. K. Samaddar, “The performance analysis of fast DCT algorithms on parallel cluster architecture,” International Journal of Information and Electronics Engineering, vol. 2, no. 3, pp. 369–373, 2012. View at Google Scholar
  12. M. Kovac and N. Ranganathan, “VLSI circuit structure for implementing JPEG image compression standard,” US patent US5659362, 1997.
  13. A. A. Farooqui, V. G. Oklobdzija, and F. Chechrazi, “Multiplexer based adder for media signal processing,” in Proceedings of the IEEE International Symposium on VLSI Technology, Systems, and Applications, pp. 100–103, Taipei, Taiwan, June 1999.
  14. S. Krithivasan and M. J. Schulte, “Multiplier architectures for media processing,” in Proceedings of the of the 37th Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 2193–2197, Pacific Grove, Calif, USA, November 2003. View at Scopus
  15. A. Danysh and D. Tan, “Architecture and implementation of a vector/SIMD multiply-accumulate unit,” IEEE Transactions on Computers, vol. 54, no. 3, pp. 284–293, 2005. View at Publisher · View at Google Scholar · View at Scopus
  16. J. Fridman, “Sub-word parallelism in digital signal processing,” IEEE Signal Processing Magazine, vol. 17, no. 2, pp. 27–35, 2000. View at Publisher · View at Google Scholar · View at Scopus
  17. A. Wang and A. Chandrakasan, “A 180-mV subthreshold FFT processor using a minimum energy design methodology,” IEEE Journal of Solid-State Circuits, vol. 40, no. 1, pp. 310–319, 2005. View at Publisher · View at Google Scholar · View at Scopus
  18. M. O. Cheema and O. Hammami, “Customized SIMD unit synthesis for system on programmable chip—a foundation for HW/SW partitioning with vectorization,” in Proceedings of the IEEE Design Automation Conference, pp. 54–60, San Francisco, Calif, USA, January 2006. View at Scopus
  19. S. Khan, E. Casseau, and D. Menard, “High speed reconfigurable SWP operator for multimedia processing using redundant data representation,” International Journal of Information Science and Computer Engineering, vol. 1, no. 1, pp. 45–52, 2010. View at Google Scholar