2-Layered Architecture of Vague Logic Based Multilevel Queue Scheduler

Figure 8

(a) 1st cycle of CPU (FMLQ), (b) 2nd cycle of CPU (FMLQ), (c) 3rd cycle of CPU (FMLQ), (d) 4th cycle of CPU (FMLQ), (e) 5th cycle of CPU (FMLQ), (f) 6th cycle of CPU (FMLQ), (g) 7th cycle of CPU (FMLQ), (h) 8th cycle of CPU (FMLQ), (i) 9th cycle of CPU (FMLQ), and (j) 10th cycle of CPU (FMLQ).

(a)

(b)

(c)

(d)

(e)

(f)

(g)

(h)

(i)

(j)