Table of Contents
Advances in Electronics
Volume 2014 (2014), Article ID 564613, 6 pages
http://dx.doi.org/10.1155/2014/564613
Research Article

Design of Low Power and Efficient Carry Select Adder Using 3-T XOR Gate

ECE Department, Shaheed Bhagat Singh State Technical Campus, Ferozepur, Punjab 152004, India

Received 16 June 2014; Accepted 7 September 2014; Published 22 September 2014

Academic Editor: Liwen Sang

Copyright © 2014 Gagandeep Singh and Chakshu Goel. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. K. Navi, M. H. Moaiyeri, R. F. Mirzaee, O. Hashemipour, and B. M. Nezhad, “Two new low-power Full Adders based on majority-not gates,” Microelectronics Journal, vol. 40, no. 1, pp. 126–130, 2009. View at Publisher · View at Google Scholar · View at Scopus
  2. D. Wang, M. F. Yang, W. Cheng, X. G. Guan, Z. M. Zhu, and Y. T. Yang, “Novel low power full adder cells in 180 nm CMOS technology,” in Proceedings of the 4th IEEE Conference on Industrial Electronics and Applications (ICIEA '09), pp. 430–433, Xi'an, China, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  3. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective, Addison-Wesley, Reading, Mass, USA, 1993.
  4. S. Kang and Y. Leblebici, CMOS Digital Integrated Circuit Analysis and Design, McGraw-Hill, New York, NY, USA, 3rd edition, 2005.
  5. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits, A Design Perspective, Prentice Hall, Englewood Cliffs, NJ, USA, 2nd edition, 2002.
  6. J. Uyemura, “CMOS Logic Circuit Design,” Kluwer Academic Publishers, New York, NY, USA, 1999. View at Google Scholar
  7. N. Weste and K. Eshragian, Principles of CMOS VLSI Design: A Systems Perspective, Addison-Wesley, Reading, Mass, USA, 1993.
  8. K. Rawat, T. Darwish, and M. Bayoumi, “A low power and reduced area carry select adder,” in Proceedings of the 45th Midwest Symposium on Circuits and Systems, pp. I467–I470, August 2002. View at Scopus
  9. O. J. Badrij, “Carry-select Adder,” IRE Transactions on Electronics Computers, pp. 340–344, 1962. View at Google Scholar
  10. B. Ramkumar and H. M. Kittur, “Low-power and area-efficient carry select adder,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 2, pp. 371–375, 2012. View at Publisher · View at Google Scholar · View at Scopus
  11. T.-Y. Chang and M.-J. Hsiao, “Carry-select adder using single ripple-carry adder,” Electronics Letters, vol. 34, no. 22, pp. 2101–2103, 1998. View at Publisher · View at Google Scholar · View at Scopus
  12. Y. Kim and L. S. Kim, “64-bit carry-select adder with reduced area,” Electronics Letters, vol. 37, no. 10, pp. 614–615, 2001. View at Publisher · View at Google Scholar · View at Scopus
  13. S. R. Chowdhury, A. Banerjee, A. Roy, and H. Saha, “A high speed 8 transistor full adder design using novel 3 transistor XOR gates,” International Journal of Electronics, Circuits and Systems, vol. 2, no. 4, pp. 217–223, 2008. View at Google Scholar
  14. S. Singh and D. Kumar, “Design of area and power efficient modified carry select adder,” International Journal of Computer Applications, vol. 33, no. 3, pp. 14–18, 2011. View at Google Scholar
  15. S. Maity, B. Prasad De, and A. K. Singh, “Design and implementation of low-power high performance carry skip adder,” International Journal of Engineering and Advanced Technology, vol. 1, no. 4, 2012. View at Google Scholar