Advances in Electronics

Research Article

Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 18

Input resistance variation wrt temperature.