Research Article

Reconfigurable CPLAG and Modified PFAL Adiabatic Logic Circuits

Figure 25

Normalized power drawn and feedback to power source.