FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders

Figure 7

Portraying critical path delay variations of 64-bit homogeneous and heterogeneous CSLAs for different input partitions. -axis: CSLA type; -axis: Delay in ns.