FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders

Figure 8

CSA topology for addition of four -bit binary operands.