carri select adder squareroot time highspe adder paper fpgabase synthesi convent hybrid carri select adder describ focus high speed convent carri select adder realiz use follow full adder 2 1 multiplex full adder binari excess 1 code convert 2 1 multiplex iii share common boolean logic other hand hybrid carri select adder involv combin carri select carri lookahead adder without use binari excess 1 code convert work two new hybrid carri select adder propos involv carri select sectioncarri base carri lookahead subadd without binari excess 1 convert seven differ carri select adder were implement verilog hdl perform were analyz under two scenario dualoperand addit multioperand addit where individu operand size 32 64bit case dualoperand addit hybrid carri select adder compris propos carri select sectioncarri base carri lookahead configur fastest with respect multioperand addit hybrid carri select adder contain carri select convent carri lookahead sectioncarri base carri lookahead structur produc similar optim perform

V. Kokilavani

K. Preethi

P. Balasubramanian

FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders

previous author have propos cplag mcplag circuit extract benefit cpl famili implement base upon semiadiabat logic low power vlsi circuit design along gate concept also author have communic rcplag circuit ad anoth dimens reconfigur cplag mcplag circuit move ahead paper author have implement reconfigur rcplag univers nand and gate univers nor gate extract behavior dynam posit edg trigger dff author have also implement adder subtractor circuit use differ techniqu author have also report modif pfal semiadiabat circuit famili further reduc power dissip function verifi found satisfactori further examin rigor voltag temperatur transistor size variat perform examin variat power dissip delay rise fall time associ from analysi found best oper condit dff base upon rcplag univers gate can achiev suppli voltag lower than 3 which can use differ transistor size 36 averag power dissip 02 1 30 2 100 25 approxim averag power dissip cplag adder subtractot 58 modifi pfal circuit reduc averag power 9 approxim

Manoj Sharma

Arti Noor

Reconfigurable CPLAG and Modified PFAL Adiabatic  Logic Circuits

new propos compens driver circuit flatpanel display fpd base organ light emit diod oleds polycrystallin silicon thinfilm transistor polysi tfts present this driver circuit develop activematrix organ lightemittingdiod amoled display it effici verifi compar convent configur 2 tfts accord result circuit suitabl achiev accept level power consumpt high contrast maximum gray level better bright and show stabl drive scheme develop circuit much compens against data degrad threshold voltag dispers tft drive suppress tft leakag current effect

Said Saad

Lotfi Hassine

High Efficiency Driver for AMOLED with Compensation

this paper present multiphas sinusoid oscil msos use oper transresist amplifi otra base all pass network both even odd phase oscil equal amplitud which equal space phase can produc use singl all pass section per phase the propos msos provid voltag output can readili use drive voltag input circuit without increas compon count the effect nonid otra circuit perform also analys the function propos circuit verifi through pspice simul

Rajeshwari Pandey

Neeta Pandey

Romita Mullick

Sarjana Yadav

Rashika Anurag

All Pass Network Based MSO Using OTRA

Advances in Electronics

Retracted: Occluded Face Recognition Based on Double Layers Module Sparsity Difference

wearabl smart locat band electron devic which can worn wrist children monitor keep eye them number mishap children increas must keep them safe this also help reduc crime rate the research studi propos develop wearabl smart locat band help keep track kid the develop devic includ avr microcontrol atmega8515 global posit system gps global system mobil gsm switch unit monitor unit includ android mobil devic parent hand web base android applic well locat indic googl map this develop veri use senior peopl individu suffer from memori diseas this devic henc behav communic interfac between wearer caregiv

Isha Goel

Dilip Kumar

Design and Implementation of Android Based Wearable Smart Locator Band for People with Autism, Dementia, and Alzheimer

About this journal

Journal profile

Meet the editorial board

Editor spotlight

Find out more

This journal's articles appear in a wide range of abstracting and indexing databases, and are covered by numerous other services that aid discovery and access. Find out more about where and how the content of this journal is available.

Abstracting and Indexing

Advances in Electronics