Designing of 2-Stage CPU Scheduler Using Vague Logic

Figure 6

(a) Waiting time for sample task set 1. (b) Turnaround time for sample task set 1. (c) Normalized turnaround time for sample task set 1. (d) Results of sample task 1.

(a)

(b)

(c)

(d)