Designing of 2-Stage CPU Scheduler Using Vague Logic

Table 2

Updated Task Set 1.

	Task
	T1	T2	T3	T4	T5
Dynamic priority	0.94	0.23	0.85	0.7	0.74
Burst time	3	24	6	9	8