Table of Contents Author Guidelines Submit a Manuscript
Advances in Materials Science and Engineering
Volume 2015, Article ID 691403, 9 pages
http://dx.doi.org/10.1155/2015/691403
Research Article

A Split Island Layout Style of Butting/Inserted Substrate Pickups for NMOSFET ESD Reliability

1Department of Electronics Engineering, Chien Hsin University of Science and Technology, No. 229, Chien-Hsin Road, Zhongli District, Taoyuan City 320, Taiwan
2Department of Electronic Engineering, Ming Chuan University, No. 5 De Ming Road, Gui-Shan District, Taoyuan City 333, Taiwan
3ProbeLeader Co. Ltd., Hsinchu City 300, Taiwan
4Field Application Engineering Department, Innolux Corp., Miola County 350, Taiwan

Received 9 February 2015; Accepted 4 May 2015

Academic Editor: Rui Wang

Copyright © 2015 Chih-Yao Huang et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. A. Amerasekera and C. Duvvury, “The impact of technology scaling on ESD robustness and protection circuit design,” in Proceedings of the EOS/ESD Symposium, pp. 237–245, 1993.
  2. D. L. Lin, “ESD sensitivity and VLSI technology trends: thermal breakdown,” in Proceedings of the 15th EOS/ESD Symposium, pp. 73–81, 1993.
  3. C. Duvvury, R. A. McPhee, D. A. Baglee, and R. N. Rountree, “ESD protection reliability in one micron CMOS technologies,” in Proceedings of the 24th Annual Proceedings Reliability Physics (IRPS '86), pp. 199–205, 1986. View at Scopus
  4. C. Duvvury and C. Diaz, “Dynamic gate coupling of NMOS for efficient output ESD protection,” in Proceedings of the 30th Annual International Reliability Physics Symposium, pp. 141–150, San Diego, Calif, USA, April 1992. View at Publisher · View at Google Scholar · View at Scopus
  5. K.-H. Oh, C. Duvvury, K. Banerjee, and R. W. Dutton, “Analysis of nonuniform ESD current distribution in deep submicron NMOS transistors,” IEEE Transactions on Electron Devices, vol. 49, no. 12, pp. 2171–2182, 2002. View at Publisher · View at Google Scholar · View at Scopus
  6. T. L. Polgreen and A. Chatterjee, “Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow,” IEEE Transactions on Electron Devices, vol. 39, no. 2, pp. 379–388, 1992. View at Publisher · View at Google Scholar · View at Scopus
  7. J. Z. Chen, E. A. Amerasekera, and C. Duvvury, “Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes,” IEEE Transactions on Electron Devices, vol. 45, no. 12, pp. 2448–2456, 1998. View at Publisher · View at Google Scholar · View at Scopus
  8. T. Y. Yang and M. D. Ker, “Investigation of the gate-driven effect and substrate-triggered effect on ESD robustness of CMOS devices,” IEEE Transactions on Device and Materials Reliability, vol. 1, no. 4, pp. 190–203, 2002. View at Publisher · View at Google Scholar
  9. K. H. Oh, C. Duvvury, K. Banerjee, and R. W. Dutton, “Gate bias induced heating effect and implications for the design of deep submicron ESD protection,” in Proceedings of the International Electron Devices Meeting (IEDM '01). Technical Digest, pp. 951–954, 2001.
  10. A. Amerasekera, C. Duvvury, V. Reddy, and M. Rodder, “Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes,” in Proceedings of the International Electron Devices Meeting (IEDM '95), pp. 547–550, December 1995. View at Scopus
  11. M.-D. Ker, T.-Y. Chen, and C.-Y. Wu, “Design of cost-efficient ESD clamp circuits for the power rails of CMOS ASIC's with the substrate-triggering technique,” in Proceedings of the 10th Annual IEEE International ASIC Conference and Exhibit, pp. 287–290, September 1997. View at Scopus
  12. C.-Y. Huang and F.-C. Chiu, “A substrate-and-gate triggering NMOS device for high ESD reliability in deep submicrometer technology,” Advances in Materials Science and Engineering, vol. 2013, Article ID 905686, 7 pages, 2013. View at Publisher · View at Google Scholar · View at Scopus