Table of Contents Author Guidelines Submit a Manuscript
International Journal of Power Management Electronics
Volume 2008 (2008), Article ID 675173, 9 pages
http://dx.doi.org/10.1155/2008/675173
Research Article

Improved Switching Characteristics of Fast Power MOSFETs Applying Solder Bump Technology

1Research Center for Microperipheric Technologies, Faculty IV — Electrical Engineering and Computer Science, Berlin Institute of Technology, Gustav-Meyer-Allee 25, 13355 Berlin, Germany
2Fraunhofer Institute for Reliability and Microintegration, Gustav-Meyer-Allee 25, 13355 Berlin, Germany

Received 30 November 2007; Accepted 18 March 2008

Academic Editor: Peter Friedrichs

Copyright © 2008 Sibylle Dieckerhoff et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. Z. Liang, J. D. van Wyk, F. C. Lee et al., “Integrated packaging of a 1 kW switching module using a novel planar integration technology,” IEEE Transactions on Power Electronics, vol. 19, no. 1, pp. 242–250, 2004. View at Publisher · View at Google Scholar
  2. R. Fillion, E. Delgado, R. Beaupre, and P. McConnelee, “High power planar interconnect for high frequency converters,” in Proceedings of the 6th Electronics Packaging Technology Conference (EPTC '04), pp. 18–24, Singapore, December 2004.
  3. J. G. Bai, G.-Q. Lu, and X. Liu, “Flip-chip on flex integrated power electronics modules for high-density power integration,” IEEE Transactions on Advanced Packaging, vol. 26, no. 1, pp. 54–59, 2003. View at Publisher · View at Google Scholar
  4. Y. Xiao, H. N. Shah, R. Natarajan, E. J. Rymaszewski, T. P. Chow, and R. J. Gutmann, “Integrated flip-chip flex-circuit packaging for power electronics applications,” IEEE Transactions on Power Electronics, vol. 19, no. 2, pp. 515–522, 2004. View at Publisher · View at Google Scholar
  5. K. Häse, G. Lefranc, M. Zellner, and T. Licht, “A solder bumping interconnect technology for high-power devices,” in Proceedings of the 35th IEEE Annual Power Electronics Specialists Conference (PESC '04), vol. 6, pp. 4183–4187, Aachen, Germany, June 2004. View at Publisher · View at Google Scholar
  6. M. Mermet-Guyennet, “New structure of power integrated module,” in Proceedings of the 4th International Conference on Integrated Power Electronics Systems (CIPS '06), Naples, Italy, June 2006.
  7. S. Haque, K. Xing, R.-L. Lin et al., “An innovative technique for packaging power electronic building blocks using metal posts interconnected parallel plate structures,” IEEE Transactions on Advanced Packaging, vol. 22, no. 2, pp. 136–144, 1999. View at Publisher · View at Google Scholar
  8. S. S. Wen, D. Huff, and G.-Q. Lu, “Dimple-array interconnect technique for packaging power semiconductor devices and modules,” in Proceedings of the 13th International Symposium on Power Semiconductor Devices and ICs (ISPSD '01), pp. 69–74, Osaka, Japan, June 2001. View at Publisher · View at Google Scholar
  9. R. Amro, J. Lutz, J. Rudzki, M. Thoben, and A. Lindemann, “Double-sided low-temperature joining technique for power cycling capability at high temperature,” in Proceedings of the 11th European Conference on Power Electronics and Applications (EPE '05), Dresden, Germany, September 2005.
  10. A. Sawle, M. Standing, T. Sammon, and A. Woodworth, “DirectFET: a proprietary new source mounted power package for board mounted power,” in Proceedings of the 43rd Power Conversion and Intelligent Motion Conference (PCIM '01), Nuremberg, Germany, June 2001.
  11. C. Göbl, P. Beckedahl, and H. Braml, “Low temperature sinter technology die attachment for automotive power electronic applications,” in Proceedings of the Internalional Conference on Automotive Power Electronics, Paris, France, June 2006.
  12. C. Luechinger, “Large aluminum ribbon bonding: an alternative interconnect solution for power module applications,” in Proceedings of the 37th International Symposium on Microelectronics (IMAPS '04), Long Beach, Calif, USA, November 2004.
  13. S. Dieckerhoff, T. Wernicke, T. Kirfe et al., “Electric characteristics of planar interconnect technologies for power MOSFETs,” in Proceedings of the IEEE Power Electronics Specialists Conference (PESC '07), pp. 1036–1042, Orlando, Fla, USA, June 2007.
  14. D. Cottet and A. Hamidi, “Numerical comparison of packaging technologies for power electronics modules,” in Proceedings of the 36th IEEE Power Electronics Specialists Conference (PESC '05), pp. 2187–2193, Recife, Brazil, June 2005. View at Publisher · View at Google Scholar
  15. Fast Field Solvers, 2007, http://www.fastfieldsolvers.com/.
  16. T. Wernicke, S. Dieckerhoff, T. Kirfe, G. Feix, S. Guttowski, and H. Reichl, “Experimental characterization methods for power MOSFET assemblies,” in Proceedings of the 12th European Conference on Power Electronics and Applications (EPE '07), pp. 1–9, Aalborg, Denmark, September 2007. View at Publisher · View at Google Scholar