One Clock-Cycle Response 0.5 m CMOS Dual-Mode DC-DC Bypass Boost Converter Stable over Wide Variations
Figure 15
Measured transient output voltage variation under various LC combinations in response to 0.1–1 A load dumps () for the proposed dual-mode and state-of-the-art single-mode converters.