Research Article

One Clock-Cycle Response 0.5  𝜇 m CMOS Dual-Mode Σ Δ DC-DC Bypass Boost Converter Stable over Wide 𝑅 E S R L C Variations

Figure 3

Small-signal equivalent control diagram of switching Σ Δ boost converter at moderate-to-high frequencies.
253508.fig.003