Thermal-Aware Test Schedule and TAM Co-Optimization for Three-Dimensional IC

Figure 6

Move-to-empty-slot perturbation.