Research Article  Open Access
Manoj Kumar Majumder, Archana Kumari, Brajesh Kumar Kaushik, Sanjeev Kumar Manhas, "Signal Integrity Analysis in Carbon Nanotube Based ThroughSilicon Via", Active and Passive Electronic Components, vol. 2014, Article ID 524107, 7 pages, 2014. https://doi.org/10.1155/2014/524107
Signal Integrity Analysis in Carbon Nanotube Based ThroughSilicon Via
Abstract
Development of a reliable 3D integrated system is largely dependent on the choice of filler materials used in throughsilicon vias (TSVs). This research paper presents carbon nanotube (CNT) bundles as prospective filler materials for TSVs and provides an analysis of signal integrity for different single (SWCNT), double (DWCNT), and multiwalled CNT (MWCNT) bundle based TSVs. Depending on the physical configuration of a pair of TSVs, an equivalent electrical model is employed to analyze the inphase and outphase delays. It is observed that, using an MWCNT bundle (with number of shells = 10), the overall inphase delays are reduced by 96.86%, 92.33%, 78.35%, and 32.72% compared to the bundled SWCNT, DWCNT, 4shell MWCNT, and 8shell MWCNT, respectively; similarly, the overall reduction in outphase delay is 85.89%, 73.38%, 45.92%, and 12.56%, respectively.
1. Introduction
During recent past, several researchers [1] have designed the stacked IC layers on top of each other in order to integrate more devices on a single chip with improved performance. This advocated technique, known as 3D die stacking, primarily results in higher transistor density, improved speed, lower power dissipation and area [2]. Traditionally, the connections were made through the multiple IP (intellectual property) cores on a single die (SystemonChip), multiple dies in a single package (MultiChip Package), and multiple ICs on a printed circuit board (PCB) [3]. Later on, systeminpackage (SiP) technology is introduced where dies containing ICs are stacked vertically on a substrate. Another stacking technique is packageonpackage (PoP) that uses vertically stacked multiple packaged chips [4]. The latest development in this area is the 3D stacked IC using through silicon vias (TSVs) that employs a single package containing vertical stack of naked dies and allows the die to be vertically interconnected with another die. TSVs are primarily referred as a vertical electrical connection “VIA” (vertical interconnect access) that passes completely through a silicon wafer or a die. A TSV based 3D IC offers various advantages in integrating a heterogeneous system onto a single platform as shown in Figure 1.
Copper (Cu), tungsten (W), polysilicon, gold (Au) and polymers are the most commonly used conductive filler materials for TSVs [5]. Cu is preferred due to its economical feasibility and technical superiority, but it faces certain challenges that arise due to fabrication limitations in achieving proper physical vapor deposition (PVD), seed layer deposition for ECD (electrochemical deposition), and performance limitations such as electromigration and higher resistivity. Therefore, researchers have targeted to find some alternative solutions that can potentially replace the Cu TSVs. Carbon nanotubes (CNTs) have emerged as an interesting choice of filler material. Improved thermal stability and negligible electromigration are the added advantages of CNT based TSVs. Thus, compared to Cu TSVs, an impressive result can be obtained for CNT based TSVs [5].
CNTs, known as the allotropes of carbon [6], have an extremely high lengthtodiameter ratio up to 132,000,000 : 1. CNTs are considered as hollow cylindrical structures that are made of concentrically rolled up graphene sheets at specific and discrete angles. Depending on the rolled up direction (chirality) and the chiral angle, CNTs can exhibit unique electrical, thermal, mechanical, and chemical properties. The sp^{2} bonding in graphene between carbon molecules is stronger than sp^{3} bonds in diamond that makes CNTs the strongest and stiffest material in terms of tensile strength and elastic modulus, respectively [7]. The higher current carrying capability [8, 9], long ballistic transport length [8], higher thermal conductivity [10], and mechanical strength [11] are responsible for their exciting prospects in the areas of microelectronics/nanoelectronics [12], spintronics [13], optics [14], material science [15], mechanical [16], and biological fields [16, 17]. Moreover, CNTs can demonstrate a lot of research interest for their applications as energy storage devices, composite materials, field emitting devices, and chemical sensors [12–17]. Depending on the concentrically rolled up graphene sheets, CNTs are classified as singlewalled CNTs (SWCNTs) and multiwalled CNTs (MWCNTs). SWCNTs consist of only one rolled up graphene sheet, whereas MWCNTs consist of two or more concentrically rolled up graphene sheets [18]. Doublewalled CNT (DWCNT) is a special type of MWCNT wherein only two concentrically rolled up graphene sheets are present. Depending upon their different structures and chirality, CNTs can exhibit either metallic or semiconducting properties. Statistically, a natural mix of CNTs will have 1/3rd of metallic and 2/3rd of semiconducting chirality [8].
The research paper presents an equivalent electrical model that primarily integrates either SWCNT or MWCNT bundled TSVs on Si substrate. The equivalent model takes into account the conductive and capacitive behaviour of the Si substrate [5]. In this model, the capacitive effect of SiO_{2} (insulating layer) is also considered and the interconnect line is represented by the electrical equivalent model of SWCNT, DWCNT, and MWCNT bundles. Using the capacitively coupled TSVs, crosstalk delay (signal integrity) is analyzed for inphase and outofphase switching scenarios. The organization of this paper is as follows: Section 1 introduces the recent research scenario and briefs about the works carried out. Section 2 provides a detailed description of the physical configuration and an equivalent electrical model of a pair of CNT bundle based TSVs. Using the equivalent electrical model of different CNT bundled TSVs, Section 3 analyzes the signal integrity at different TSV heights. Finally, Section 4 draws a brief summary of the paper.
2. Physical Configuration and Equivalent RLC Model
The stacking of TSVs on Si substrate primarily uses a SWCNT/MWCNT bundle as prospective filler material. A thin layer of silicon dioxide (SiO_{2}) is the most commonly used dielectric material for TSVs. However, for high frequency applications, SiO_{2} cannot be used due to its large fringing capacitance [19]. Hence, this layer needs to be replaced with a suitable polymer liner. The capacitance of TSVs with polymer liners reduces due to its lower dielectric constants and larger thickness than SiO_{2} liners. It results in an improved electrical performance in terms of higher speed, reduced power dissipation, and crosstalk [20, 21].
The physical configuration of a pair of CNT bundle based TSV is shown in Figure 2. The number of CNTs () is approximated using the crosssectional area of the via and the diameter of each CNT in a bundle. For a given via radius nm, the crosssectional area of the TSV is equal to 6361.73 nm^{2}. Therefore, the total numbers of SWCNTs, DWCNTs, and 4, 8, and 10shell MWCNTs in a bundle are obtained as 8100, 2869, 876, 244, and 159, respectively, for a fixed SWCNT and DWCNT/MWCNT inner shell diameter () = 1 nm.
(a)
(b)
2.1. Equivalent Electrical Model of a Pair of CNT Bundle Based TSVs
Depending on the physical configuration of Figure 2, an equivalent electrical model of a pair of CNT bundle based TSV is shown in Figure 3 [5]. Between each TSV and the silicon substrate, SiO_{2} is used as dielectric layer. The equivalent model takes into account per unit length (p.u.l.) scattering resistance (), inductance (), quantum (), and electrostatic capacitances (). and represent the oxide capacitance around the via and between the TSVs, respectively. The capacitances and primarily depend on the thickness of SiO_{2} layer () and can be expressed as where , , , and represent the via height, distance between two TSVs, permittivity of vacuum, and SiO_{2}, respectively. The capacitance and conductance of Si substrate are represented as and , respectively. They primarily depend on the via area and [5] and can be expressed as where = 0.1 (Ω.cm)^{−1} represents the conductivity of the silicon substrate.
2.2. Equivalent RLC Model of CNT Bundle
The modeling of via parasitic is primarily dependent on the number of conducting channels associated with each CNT in a bundle. Naeemi and Meindl [22] modeled the conducting channels of MWCNTs as a function of shell diameter. Assuming onethird shells (or CNTs) as metallic, the average number of conducting channels for a particular shell (or diameter) can be expressed as [22] where represents the diameter of the th shell in MWCNT (or SWCNT) and constants and have a value of 3.87 × 10^{−4} nm^{−1} K^{−1} and 0.2, respectively. The thermal energy of electrons and gap between two subbands determine the quantitative value of that is equivalent to 1300 nm·K at room temperature ( = 300 K) [22]. For > 4.3 nm, the average number of conducting channels is proportional to its shell diameter. Thus, the total number of conducting channels in a CNT is obtained using the summation of conducting channels () of each shell as
The conduction mechanism in CNT is ballistic or dissipative due to the long mean free path (mfp) in the range of micrometers. The diameter dependent mfp can be expressed as
Thus, the total number of conducting channels in a bundle can be expressed as
The equivalent RLC model of CNT bundle is shown in Figure 4. Each CNT in a bundle primarily consists of three different types of resistances: (1) quantum or intrinsic resistance () that is due to the quantum confinement of electrons in a nanowire [23], (2) imperfect metalnanotube contact resistance () that has a typical value of 3.2 kΩ depending on the fabrication process [24], and scattering resistance () that occurs due to the higher nanotube length exceeding mfps of electrons. Therefore, the equivalent intrinsic and the scattering resistance of the ESC can be expressed as [22, 25] where , , and represent Planck’s constant, number of CNTs in a bundle, and charge of an electron, respectively.
The equivalent RLC model of CNT bundle primarily comprises two different types of capacitances: (1) quantum capacitance () that represents the finite density of states at Fermi energy and (2) electrostatic capacitance () that is due to the potential difference between the CNT bundle and the ground plane. Thus, the and can be expressed as where and represent the Fermi velocity ( m/s) and the diameter of the outer shell in MWCNT, respectively. The equivalent bundle inductance () consists of (1) kinetic inductance () that originates from kinetic energy of electrons and (2) magnetic inductance () that is due to the magnetic field induced by the current flowing through a nanotube [25]. Therefore, the , and can be expressed as where
is the distance between the CNT bundle and the ground plane. Tubes within the same and different bundled TSVs experience a coupling capacitance as shown in Figure 5. The has significant effect on crosstalk delay and primarily depends on the spacing between aggressor and victim () lines, number of peripheral SWCNTs/MWCNTs (), and the outermost shell diameter (). The can be expressed as
The quantitative values of the parasitics associated with different CNT bundled TSVs are placed in Table 1. These parasitic values are obtained using total numbers of conducting channels associated with each CNT in a bundle.

3. Signal Integrity Analysis
Crosstalk (signal integrity) in coupled lines is broadly classified in two categories: (1) functional and (2) dynamic crosstalk. Under functional crosstalk category, victim line experiences a voltage spike when the aggressor line switches. On the other hand, dynamic crosstalk is observed when aggressor and victim line switches simultaneously. A change in propagation delay is experienced under dynamic crosstalk when adjacent line (aggressor and victim) switches either in the same direction (inphase) or in the opposite direction (outofphase) [26]. This section analyzes the inphase and outphase crosstalk delays using capacitively coupled TSV lines as shown in Figure 5. The TSVs in Figure 5 is primarily modeled by the equivalent RLC line of different SWCNT, DWCNT, and MWCNT bundles presented in Figure 3. A CMOS driver with supply voltage is used for accurate estimation of crosstalk delay. The TSV lines are terminated by a load capacitance .
Using the above mentioned setup and equivalent RLC model, Figure 6 presents the inphase and outphase delays for bundled SWCNT, DWCNT, and 4shell, 8shell, and 10shell MWCNTs at different TSV heights ranging from 50 μm to 200 μm with a step size of 50 μm. Irrespective of heights, it is observed that both the inphase and the outphase delays are significantly reduced for MWCNT bundle (number of shells = 10) compared to the SWCNT, DWCNT, and 4shell and 8shell MWCNT bundled TSVs. The primary reason behind this reduction is the lower quantitative value of (Table 1) that primarily depends on the number of CNTs in peripheral layers (). For a fixed via radius, the number of 10shell MWCNTs in periphery is lesser compared to the SWCNT, DWCNT, and 4shell and 8shell MWCNT bundled TSVs. Therefore, is substantially reduced (shown in Table 1) that results in minimum crosstalk delay for the bundled TSV having MWCNTs of 10 shells.
(a)
(b)
(c)
(d)
Using different CNT bundles, the percentage reduction of inphase and outphase crosstalk delays for the 10shell MWCNT bundle TSV is presented in Tables 2 and 3, respectively. Compared to bundled SWCNT, the overall reduction of inphase and outphase crosstalk delays of MWCNT bundle (shell = 10) is 96.85% and 85.59%, respectively.


4. Conclusion
This research paper presented an equivalent electrical model of a pair of CNT bundle based TSVs. The bundles having SWCNTs, DWCNTs, and MWCNTs with different number of shells are used as filler materials. Using capacitively coupled TSV lines, signal integrity is analyzed for different bundle configurations. Encouragingly, it is observed that the overall inphase and outphase crosstalk delays are substantially reduced for the bundled TSV having MWCNTs with higher diameters in comparison to the bundle having SWCNTs, DWCNTs, and MWCNTs of smaller diameters.
Conflict of Interests
The authors declare that there is no conflict of interests regarding the publication of this paper.
References
 B. Noia and K. Chakrabarty, “Prebond probing of TSVs in 3D stacked ICs,” in Proceedings of the International Test Conference (ITC '11), pp. 1–10, Anaheim, Calif, USA, September 2011. View at: Publisher Site  Google Scholar
 P. Pieters and E. Beyne, “3D wafer level packaging approach towards cost effective low loss high density 3D stacking,” in Proceedings of the 7th International Conference on Electronics Packaging Technology (ICEPT '06), pp. 1–4, Sanghai, China, August 2006. View at: Publisher Site  Google Scholar
 R. E. Jones, “Technology and application of 3D interconnect,” in Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology (ICICDT ’07), pp. 1–4, Austin, Tex, USA, May 2007. View at: Publisher Site  Google Scholar
 W. C. Lo, S. M. Chang, Y. H. Chen et al., “3D chiptochip stacking with through silicon interconnect,” in Proceedings of the IEEE International Symposium on VLSI Technology, System and Applications (VLSITSA '07), pp. 1–2, Hsinchu, Taiwan, April 2007. View at: Publisher Site  Google Scholar
 S. Kannan, A. Gupta, B. C. Kim, F. Mohammed, and B. Ahn, “Analysis of carbon naotube based through silicon vias,” in Proceedings of the IEEE 60th Electronic Components and Technology Conference (ECTC '10), pp. 51–57, Las Vegas, Nev, USA, June 2010. View at: Google Scholar
 R. Satio, G. Dresselhaus, and S. Desselhaus, Physical Properties of Carbon Nanotubes, Imperial College Press, London, UK, 1998.
 H. Li, C. Xu, N. Srivastava, and K. Banerjee, “Carbon nanomaterials for nextgeneration interconnects and passives: physics, status, and prospects,” IEEE Transactions on Electron Devices, vol. 56, no. 9, pp. 1799–1821, 2009. View at: Publisher Site  Google Scholar
 A. Javey and J. Kong, Carbon Nanotube Electronics, Springer, 2009.
 B. Q. Wei, R. Vajtai, and P. M. Ajayan, “Reliability and current carrying capacity of carbon nanotubes,” Applied Physics Letters, vol. 79, no. 8, pp. 1172–1174, 2001. View at: Publisher Site  Google Scholar
 P. G. Collins, M. Hersam, M. Arnold, R. Martel, and P. Avouris, “Current saturation and electrical breakdown in multiwalled carbon nanotubes,” Physical Review Letters, vol. 86, no. 14, pp. 3128–3131, 2001. View at: Publisher Site  Google Scholar
 S. Berber, Y.K. Kwon, and D. Tománek, “Unusually high thermal conductivity of carbon nanotubes,” Physical Review Letters, vol. 84, no. 20, pp. 4613–4616, 2000. View at: Google Scholar
 P. Avorious, Z. Chen, and V. Perebeions, “Carbonbased electronics,” Nature Nanotechnology, vol. 2, no. 10, pp. 605–613, 2007. View at: Publisher Site  Google Scholar
 K. Tsukagoshi, B. W. Alphenaar, and H. Ago, “Coherent transport of electron spin in a ferromagnetically contacted carbon nanotube,” Nature, vol. 401, no. 6753, pp. 572–574, 1999. View at: Publisher Site  Google Scholar
 J. A. Misewich, R. Martel, P. Avouris, J. C. Tsang, S. Heinze, and J. Tersoff, “Electrically induced optical emission from a carbon nanotube FET,” Science, vol. 300, no. 5620, pp. 783–786, 2003. View at: Publisher Site  Google Scholar
 N. Wang, Z. K. Tang, G. D. Li, and J. S. Chen, “Materials science: singlewalled 4Å carbon nanotube arrays,” Nature, vol. 408, no. 6808, pp. 50–51, 2000. View at: Google Scholar
 M.F. Yu, O. Lourie, M. J. Dyer, K. Moloni, T. F. Kelly, and R. S. Ruoff, “Strength and breaking mechanism of multiwalled carbon nanotubes under tensile load,” Science, vol. 287, no. 5453, pp. 637–640, 2000. View at: Publisher Site  Google Scholar
 F. Lu, L. Gu, M. J. Meziani et al., “Advances in bioapplications of carbon nanotubes,” Advanced Materials, vol. 21, no. 2, pp. 139–152, 2009. View at: Publisher Site  Google Scholar
 H. Li, W.Y. Yin, K. Banerjee, and J.F. Mao, “Circuit modeling and performance analysis of multiwalled carbon nanotube interconnects,” IEEE Transactions on Electron Devices, vol. 55, no. 6, pp. 1328–1337, 2008. View at: Publisher Site  Google Scholar
 C. Huang, Q. Chen, D. Wu, and Z. Wang, “High aspect ratio and low capacitance throughsiliconvias (TSVs) with polymer insulation layers,” Microelectronics Engineering, vol. 104, pp. 12–17, 2013. View at: Google Scholar
 D. S. Tezcan, F. Duval, H. Philipsen, O. Luhn, P. Soussan, and B. Swinnen, “Scalable through silicon via with polymer deep trench isolation for 3D wafer level packaging,” in Proceedings of the 59th Electronic Components and Technology Conference (ECTC '09), pp. 1159–1164, San Diego, Calif, USA, May 2009. View at: Publisher Site  Google Scholar
 L. Liang, M. Miao, Z. Li, S. Xu, Y. Zhang, and X. Zhang, “3D modeling and electrical characteristics of throughsiliconvia (TSV) in 3D integrated circuits,” in Proceedings of the 12th International Conference on Electronic Packaging Technology and High Density Packaging (ICEPTHDP '11), pp. 471–475, Shanghai, China, August 2011. View at: Publisher Site  Google Scholar
 A. Naeemi and J. D. Meindl, “Performance modeling for single and multiwall carbon nanotubes as signal and power interconnects in gigascale systems,” IEEE Transactions on Electron Devices, vol. 55, no. 10, pp. 2574–2582, 2008. View at: Publisher Site  Google Scholar
 P. J. Burke, “Lüttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes,” IEEE Transactions on Nanotechnology, vol. 1, no. 3, pp. 129–144, 2002. View at: Publisher Site  Google Scholar
 A. Srivastava, Y. Xu, and A. K. Sharma, “Carbon nanotubes for next generation very large scale integration interconnects,” Journal of Nanophotonics, vol. 4, no. 1, Article ID 041690, 2010. View at: Publisher Site  Google Scholar
 M. S. Sarto and A. Tamburrano, “Singleconductor transmissionline model of multiwall carbon nanotubes,” IEEE Transactions on Nanotechnology, vol. 9, no. 1, pp. 82–92, 2010. View at: Publisher Site  Google Scholar
 A. Vittal, L. H. Chen, M. MarekSadowska, K.P. Wang, and S. Yang, “Crosstalk in VLSI interconnections,” IEEE Transactions on ComputerAided Design of Integrated Circuits and Systems, vol. 18, no. 12, pp. 1817–1824, 1999. View at: Publisher Site  Google Scholar
Copyright
Copyright © 2014 Manoj Kumar Majumder et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.