Trigger Pulse Generator Using Proposed Buffered Delay Model and Its Application

Figure 13

Introduced delay distribution plot of the MOSFET based proposed buffer delay circuit.