Table of Contents Author Guidelines Submit a Manuscript
Active and Passive Electronic Components
Volume 2016, Article ID 3741250, 10 pages
http://dx.doi.org/10.1155/2016/3741250
Research Article

Analysis of Random Variation in Subthreshold FGMOSFET

Department of Computer Engineering, Siam University, 235 Petchakasem Road, Bangkok 10163, Thailand

Received 21 April 2016; Accepted 26 June 2016

Academic Editor: Jinlong Liu

Copyright © 2016 Rawid Banchuin. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. E. Farshidi, “A systematic design procedure for log-domain filters based on nonlinear transconductance,” in Proceedings of the 2nd International Conference on Signals, Circuits and Systems (SCS '08), pp. 1–5, Monastir, Tunisia, November 2008. View at Publisher · View at Google Scholar · View at Scopus
  2. F. Keleş and T. Yildirim, “Low voltage low power neuron circuit design based on subthreshold FGMOS transistor,” Sigma Journal of Engineering and Natural Sciences, vol. 29, pp. 170–177, 2011. View at Google Scholar
  3. S. Thanapitak, “An 1-V wide-linear-range weak inversion operational transconductance amplifier for low power applications,” in Proceedings of the 21st International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS '13), pp. 497–500, Naha, Japan, November 2013. View at Publisher · View at Google Scholar · View at Scopus
  4. J. Alfredsson, S. Aunet, and B. Oelmann, “Basic speed and power properties of digital floating-gate circuits operating in subthreshold,” in Proceedings of the International Conference on Very Large Scale Integration (IFIP VLSI-SOC '05), pp. 229–232, 2005.
  5. E. Rodríguez-Villegas, A. Yúfera, and A. Rueda, “A 1-V micropower log-domain integrator based on FGMOS transistors operating in weak inversion,” IEEE Journal of Solid-State Circuits, vol. 39, no. 1, pp. 256–259, 2004. View at Publisher · View at Google Scholar · View at Scopus
  6. E. Rodriguez-Villegas, A. Yúfera, and A. Rueda, “A 1.25-V micropower Gm-C filter based on FGMOS transistors operating in weak inversion,” IEEE Journal of Solid-State Circuits, vol. 39, no. 1, pp. 100–111, 2004. View at Publisher · View at Google Scholar · View at Scopus
  7. F. Keleş and T. Yildirim, “Low voltage low power neuron circuit design based on subthreshold FGMOS transistors and XOR implementation,” in Proceedings of the 11th International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD '10), pp. 1–5, Gammarth, Tunisia, October 2010. View at Publisher · View at Google Scholar · View at Scopus
  8. A. El Mourabit, G.-N. Lu, and P. Pittet, “A low-frequency, sub 1.5-V micropower Gm-C filter based on subthreshold MIFG MOS transistors,” in Proceedings of the 31st European Solid-State Circuits Conference (ESSCIRC '05), pp. 331–334, IEEE, Grenoble, France, September 2005. View at Publisher · View at Google Scholar · View at Scopus
  9. J. Alfredsson and B. Oelmann, “Capacitance selection for digital floating-gate circuits operating in subthreshold,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '06), pp. 4341–4344, Kos Island, Greece, May 2006. View at Publisher · View at Google Scholar · View at Scopus
  10. Y. Zhai and P. A. Abshire, “Adaptive log domain filters for system identification using floating gate transistors,” Analog Integrated Circuits and Signal Processing, vol. 56, no. 1-2, pp. 23–36, 2008. View at Publisher · View at Google Scholar · View at Scopus
  11. A. El Mourabit, P. Pittet, and G.-N. Lu, “A wide-linear range subthreshold OTA based on FGMOS transistor,” in Proceedings of the 11th IEEE International Conference on Electronics, Circuits and Systems (ICECS '04), pp. 17–20, IEEE, Tel Aviv, Israel, December 2004. View at Scopus
  12. J. de la Cruz Alejo and L. N. O. Moreno, “Mismatch compensation in current mirrors with FGMOS transistor,” in Proceedings of the 7th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE 2010), pp. 599–603, Tuxtla Gutierrez, Mexico, September 2010. View at Publisher · View at Google Scholar · View at Scopus
  13. A. J. Lopez-Martin, J. Ramírez-Angulo, R. G. Carvajal, and L. Acosta, “CMOS transconductors with continuous tuning using FGMOS balanced output current scaling,” IEEE Journal of Solid-State Circuits, vol. 43, no. 5, pp. 1313–1323, 2008. View at Publisher · View at Google Scholar · View at Scopus
  14. M.-C. J. Antonio, G.-C. Lizeth, and G.-C. Felipe, “Floating-Gate MOSFET parallel analog network for assignment problems,” in Proceedings of the 7th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE '10), pp. 556–559, Tuxtla Gutierrez, Mexico, September 2010. View at Publisher · View at Google Scholar · View at Scopus
  15. A. E. Mourabit, P. Pittet, and G.-N. Lu, “A low voltage, highly linear CMOS OTA,” in Proceedings of the 16th International Conference on Microelectronics (ICM '04), pp. 700–703, IEEE, Tunis, Tunisia, December 2004. View at Scopus
  16. G. Lizeth, T. Asai, and M. Motomura, “Application of nonlinear systems for designing low-power logic gates based on stochastic resonance,” Nonlinear Theory and Its Applications, IEICE, vol. 5, no. 4, pp. 445–455, 2014. View at Publisher · View at Google Scholar
  17. P. R. Kinget, “Device mismatch and tradeoffs in the design of analog circuits,” IEEE Journal of Solid-State Circuits, vol. 40, no. 6, pp. 1212–1224, 2005. View at Publisher · View at Google Scholar · View at Scopus
  18. H. Masuda, T. Kida, and S.-I. Ohkawa, “Comprehensive matching characterization of analog CMOS circuits,” IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. 92, no. 4, pp. 966–975, 2009. View at Publisher · View at Google Scholar · View at Scopus
  19. W. Lü and L. Sun, “Modeling of current mismatch induced by random dopant fluctuation in nano-MOSFETs,” Journal of Semiconductors, vol. 32, no. 8, Article ID 084003, 5 pages, 2011. View at Publisher · View at Google Scholar · View at Scopus
  20. K. Hasegawa, M. Aoki, T. Yamawaki, and S. Tanaka, “Modeling transistor variation using α-power formula and its application to sensitivity analysis on harmonic distortion in differential amplifier,” Analog Integrated Circuits and Signal Processing, vol. 72, no. 3, pp. 605–613, 2012. View at Publisher · View at Google Scholar · View at Scopus
  21. L. Vancaillie, F. Silveira, B. Linares-Barranco, T. Serrano-Gotarredona, and D. Flandre, “MOSFET mismatch in weak/moderate inversion: model needs and implications for analog design,” in Proceedings of the 29th European Solid-State Circuits Conference (ESSCIRC '03), pp. 671–674, IEEE, Estoril, Portugal, September 2003. View at Publisher · View at Google Scholar · View at Scopus
  22. K. Papathanasiou, “A designer's approach to device mismatch: theory, modeling, simulation techniques, scripting, applications and examples,” Analog Integrated Circuits and Signal Processing, vol. 48, no. 2, pp. 95–106, 2006. View at Publisher · View at Google Scholar · View at Scopus
  23. S. Vlassis and S. Siskos, “Current-mode non-linear building blocks based on floating-gate transistors,” in Proceedings of the IEEE Internaitonal Symposium on Circuits and Systems, vol. 2, pp. 521–524, Geneva, Switzerland, May 2000. View at Publisher · View at Google Scholar · View at Scopus
  24. C. Y. Kwok and H. R. Mehrvarz, “Low voltage and mismatch analysis of quadruple source coupled multi-input floating-gate MOSFET multiplier with offset trimming,” Analog Integrated Circuits and Signal Processing, vol. 26, no. 2, pp. 141–156, 2001. View at Publisher · View at Google Scholar · View at Scopus
  25. S. Vlassis and S. Siskos, “Differential-voltage attenuator based on floating-gate MOS transistors and its applications,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 48, no. 11, pp. 1372–1378, 2001. View at Publisher · View at Google Scholar · View at Scopus
  26. S. Vlassis and S. Siskos, “Design of voltage-mode and current-mode computational circuits using floating-gate MOS transistors,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 51, no. 2, pp. 329–341, 2004. View at Publisher · View at Google Scholar · View at Scopus
  27. V. S. Babu, A. Sekhar, R. Salini Devi, and M. R. Baiju, “Floating gate MOSFET based operational transconductance amplifier and study of mismatch,” in Proceedings of the 4th IEEE Conference on Industrial Electronics and Applications (ICIEA '09), pp. 127–132, IEEE, Xi'an, China, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  28. V. Suresh Babu, R. S. Devi, A. Sekhar, and M. R. Baiju, “FGMOSFET circuit for neuron activation function and its derivative,” in Proceedings of the 4th IEEE Conference on Industrial Electronics and Applications (ICIEA '09), pp. 739–744, IEEE, Xi'an, China, May 2009. View at Publisher · View at Google Scholar · View at Scopus
  29. J. Alfredsson and S. Aunet, “Trade-offs for high yield in 90 nm subthreshold floating-gate circuits by Monte Carlo simulations,” in Proceedings of the IEEE/IFIP VLSI System on Chip Conference, Rhodes Island, Greece, October 2008.
  30. BSIM4 Manual, http://www-device.eecs.berkeley.edu/.
  31. S. K. Saha, “Non-linear coupling voltage of split-gate flash memory cells with additional top coupling gate,” IET Circuits, Devices & Systems, vol. 6, no. 3, pp. 204–210, 2012. View at Publisher · View at Google Scholar · View at Scopus
  32. E. W. Weisstein, Normal Product Distribution, Math World-A Wolfram Web Resource, Oxfordshire, UK, 2016.
  33. K. Khu, “Statistical modeling for Monte Carlo simulation using Hspice,” in Proceedings of the Synopsys Users Group Conference, pp. 1–10, San Jose, Calif, USA, 2006.
  34. J. Ramfrez-Angulo, G. Gonzalez-Altamirano, and S. C. Choi, “Modeling multiple-input floating-gate transistors for analog signal processing,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '97), vol. 3, pp. 2020–2023, Hong Kong, June 1997. View at Publisher · View at Google Scholar · View at Scopus
  35. P. E. Allen and D. R. Holdberg, CMOS Analog Circuit Design, The Oxford Series in Electrical and Computer Engineering, Oxford University Press, Oxford, UK, 2011.
  36. E. O. Rodríguez-Villegas and H. Barnes, “Solution to trapped charge in FGMOS transistors,” Electronics Letters, vol. 39, no. 19, pp. 1416–1417, 2003. View at Publisher · View at Google Scholar · View at Scopus