Table of Contents Author Guidelines Submit a Manuscript
Active and Passive Electronic Components
Volume 2017 (2017), Article ID 4070589, 8 pages
https://doi.org/10.1155/2017/4070589
Research Article

Design Impedance Mismatch Physical Unclonable Functions for IoT Security

Institute of Circuits and Systems, Ningbo University, No. 818 Fenghua Road, Ningbo 315211, China

Correspondence should be addressed to Yuejun Zhang

Received 21 July 2016; Revised 14 November 2016; Accepted 27 December 2016; Published 24 January 2017

Academic Editor: Sourabh Khandelwal

Copyright © 2017 Xiaomin Zheng et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. F. Ganz, D. Puschmann, P. Barnaghi, and F. Carrez, “A practical evaluation of information processing and abstraction techniques for the internet of things,” IEEE Internet of Things Journal, vol. 2, no. 4, pp. 340–354, 2015. View at Publisher · View at Google Scholar · View at Scopus
  2. M. Görges, G. A. Dumont, C. L. Petersen, and J. M. Ansermino, “Using machine-to-machine/‘Internet of Things’ communication to simplify medical device information exchange,” in Proceedings of the International Conference on the Internet of Things (IoT '14), pp. 49–54, Cambridge, Mass, USA, October 2014. View at Publisher · View at Google Scholar
  3. http://www.gartner.com/newsroom/id/3291817.
  4. R. Roman, P. Najera, and J. Lopez, “Securing the Internet of things,” Computer, vol. 44, no. 9, pp. 51–58, 2011. View at Publisher · View at Google Scholar · View at Scopus
  5. http://ahmedbanafa.blogspot.com/2015/03/internet-of-things-iot-security-privacy.html.
  6. A. P. Johnson, R. S. Chakraborty, and D. Mukhopadhyay, “A PUF-enabled secure architecture for FPGA-based IoT applications,” IEEE Transactions on Multi-Scale Computing Systems, vol. 1, no. 2, pp. 110–122, 2015. View at Publisher · View at Google Scholar · View at Scopus
  7. D. Mukhopadhyay, “PUFs as promising tools for security in Internet of things,” IEEE Design & Test, vol. 33, no. 3, pp. 103–115, 2016. View at Publisher · View at Google Scholar · View at Scopus
  8. J. Das, K. Scott, S. Rajaram, D. Burgett, and S. Bhanja, “MRAM PUF: a novel geometry based magnetic PUF with integrated CMOS,” IEEE Transactions on Nanotechnology, vol. 14, no. 3, pp. 436–443, 2015. View at Publisher · View at Google Scholar · View at Scopus
  9. Y. Zhang, P. Wang, Y. Li, X. Zhang, Z. Yu, and Y. Fan, “Model and physical implementation of multi-port PUF in 65 nm CMOS,” International Journal of Electronics, vol. 100, no. 1, pp. 112–125, 2013. View at Publisher · View at Google Scholar · View at Scopus
  10. M. T. Rahman, F. Rahman, D. Forte, and M. Tehranipoor, “An aging-resistant RO-PUF for reliable key generation,” IEEE Transactions on Emerging Topics in Computing, vol. 4, no. 3, pp. 335–348, 2016. View at Publisher · View at Google Scholar
  11. D. Lim, J. W. Lee, B. Gassend, G. E. Suh, M. Van Dijk, and S. Devadas, “Extracting secret keys from integrated circuits,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 10, pp. 1200–1205, 2005. View at Publisher · View at Google Scholar · View at Scopus
  12. D. Suzuki and K. Shimizu, “The glitch PUF: a new delay-PUF architecture exploiting glitch shapes,” in Proceedings of the 12th International Conference on Cryptographic Hardware and Embedded Systems (CHES '10), pp. 366–382, San Diego, Calif, USA, 2010.
  13. M. Majzoobi and F. Koushanfar, “Time-bounded authentication of FPGAs,” IEEE Transactions on Information Forensics and Security, vol. 6, no. 3, pp. 1123–1135, 2011. View at Publisher · View at Google Scholar · View at Scopus
  14. Y. Gao, D. C. Ranasinghe, S. F. Al-Sarawi, O. Kavehei, and D. Abbott, “Memristive crypto primitive for building highly secure physical unclonable functions,” Scientific Reports, vol. 5, Article ID 12785, 2015. View at Publisher · View at Google Scholar · View at Scopus
  15. T. Machida, D. Yamamoto, M. Iwamoto, and K. Sakiyama, “A new arbiter PUF for enhancing unpredictability on FPGA,” The Scientific World Journal, vol. 2015, Article ID 864812, 13 pages, 2015. View at Publisher · View at Google Scholar · View at Scopus
  16. M. Wan, Z. He, S. Han, K. Dai, and X. Zou, “An invasive-attack-resistant PUF based on switched-capacitor circuit,” IEEE Transactions on Circuits and Systems. I. Regular Papers, vol. 62, no. 8, pp. 2024–2034, 2015. View at Publisher · View at Google Scholar · View at MathSciNet · View at Scopus
  17. D. P. Sahoo, P. H. Nguyen, D. Mukhopadhyay, and R. S. Chakraborty, “A case of lightweight PUF constructions: cryptanalysis and machine learning attacks,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 34, no. 8, pp. 1334–1343, 2015. View at Publisher · View at Google Scholar · View at Scopus
  18. G. T. Becker, A. Wild, and T. Güneysu, “Security analysis of index-based syndrome coding for PUF-based key generation,” in Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST '15), pp. 20–25, IEEE, Washington, DC, USA, May 2015. View at Publisher · View at Google Scholar · View at Scopus
  19. Y. J. Peng, Y. G. He, J. R. Guo, S. H. Wang, and B. F. Cao, “Study for signal reflections in transmission lines,” Modern Electronic Technology, vol. 30, no. 21, pp. 179–184, 2007. View at Google Scholar
  20. C. D. Wu, A Study On Signal Integrity of High-Speed Digital Design, Xi'an Electronic and Science University, Xi'an, China, 2005.
  21. L. Chen, “Analysis of reflection of signal integrity of transmission line,” Industry and Minc Automation, vol. 40, no. 3, pp. 49–52, 2014. View at Google Scholar
  22. G. Z. Wen and J. D. Tan, “Impedance matching on transmission line,” Modern Electronics Technique, vol. 29, no. 10, pp. 140–142, 2006. View at Google Scholar
  23. X. Y. Chen, K. Li, T. Dan, and M. D. Chen, “Model and calculation of microstrip multi capacitor load impedance matching,” Information and Electronic Engineering, vol. 2, no. 2, pp. 106–108, 2004. View at Google Scholar
  24. THS3001 Datasheet, http://www.ti.com/lit/ds/symlink/ths3001-die.pdf.
  25. S. B. Tong and C. Y. Hua, Analog Electronic Technology Foundation, Higher Education Press, Beijing, China, 2006.
  26. X. Su, “Analysis and simulation of impedance matching in transmission line of high speed circuits,” Coal Technology, vol. 30, no. 10, pp. 38–40, 2011. View at Google Scholar
  27. P. Jiang, The Research of Board-Level Signal Integrity, Power Integrity and Electromagnetic Interference, Inner Mongolia University, Hohhot, China, 2015.
  28. C. B. Zheng, Analysis and Design of PCB Signal Integrity, 2008.
  29. OPA847 Datasheet, http://www.ti.com/lit/ds/symlink/opa847.pdf.
  30. https://en.wikipedia.org/wiki/Autocorrelation.
  31. K. Yang, Q. Dong, D. Blaauw, and D. Sylvester, “14.2 A physically unclonable function with BER <10-8 for robust chip authentication using oscillator collapse in 40 nm CMOS,” in Proceedings of the 2015 IEEE International Solid-State Circuits Conference (ISSCC '15), pp. 1–3, San Francisco, Calif, USA, 2015.
  32. Y. Su, J. Holleman, and B. P. Otis, “A digital 1.6 pJ/bit chip identification circuit using process variations,” IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp. 69–77, 2008. View at Publisher · View at Google Scholar