Research Article

A New CMOS Controllable Impedance Multiplier with Large Multiplication Factor

Figure 2

Circuit diagram of the proposed design.