Research Article

A New CMOS Controllable Impedance Multiplier with Large Multiplication Factor

Figure 3

Circuit diagram for the buffer.