VHDL-AMS Simulation Framework for Molecular-FET Device-to-Circuit Modeling and Design

Figure 20

Timing comparison of SE-LUT and TSB model.