A Novel Hardware Systolic Architecture of a Self-Organizing Map Neural Network

Figure 6

Internal NP architecture.