A Novel Hardware Systolic Architecture of a Self-Organizing Map Neural Network

<div>Variation in MCUPS depending on number of neurons on input layer with 7 × 7 and 16 × 16 neurons on the output layer.</div>

Computational Intelligence and Neuroscience

Figure 8: A Novel Hardware Systolic Architecture of a Self-Organizing Map Neural Network 