Logic Design and Power Optimization of Floating-Point Multipliers

Figure 10

Final code logic verification diagram.