Logic Design and Power Optimization of Floating-Point Multipliers

Figure 2

Conventional multiplier design.