Implementation of High Performance Microstepping Driver Using FPGA with the Aim of Realizing Accurate Control on a Linear Motion System

Table 3

FPGA timing report.

Expression	Value
Minimum period	20 ns (50 MHz)
Minimum input arrival time before clock	11.374 ns
Maximum output required time after clock	7.542 ns
Maximum combinational path delay	6.373 ns