Reduced Precision Redundancy for Satellite Telecommand Receiver Module on FPGA

Figure 5

Early-late gate sampling block.