Table of Contents Author Guidelines Submit a Manuscript
Complexity
Volume 2018, Article ID 8405978, 21 pages
https://doi.org/10.1155/2018/8405978
Research Article

Exact Analysis and Physical Realization of the 6-Lobe Chua Corsage Memristor

Division of Electronics and Information Engineering and Intelligent Robots Research Center (IRRC), Chonbuk National University, Jeonju, Jeonbuk 567-54896, Republic of Korea

Correspondence should be addressed to Hyongsuk Kim; rk.ca.unbj@miksh

Received 20 April 2018; Accepted 11 July 2018; Published 1 November 2018

Academic Editor: Viet-Thanh Pham

Copyright © 2018 Zubaer I. Mannan et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Abstract

A novel generic memristor, dubbed the 6-lobe Chua corsage memristor, is proposed with its nonlinear dynamical analysis and physical realization. The proposed corsage memristor contains four asymptotically stable equilibrium points on its complex and diversified dynamic routes which reveals a 4-state nonlinear memory device. The higher degree of versatility of its dynamic routes reveal that the proposed memristor has a variety of dynamic paths in response to different initial conditions and exhibits a highly nonlinear contiguous DC V-I curve. The DC V-I curve of the proposed memristor is endowed with an explicit analytical parametric representation. Moreover, the derived three formulas, exponential trajectories of state , time period , and minimum pulse amplitude , are required to analyze the movement of the state trajectories on the piecewise linear (PWL) dynamic route map (DRM) of the corsage memristor. These formulas are universal, that is, applicable to any PWL DRM curves for any DC or pulse input and with any number of segments. Nonlinear dynamics and circuit and system theoretic approach are employed to explain the asymptotic quad-stable behavior of the proposed corsage memristor and to design a novel real memristor emulator using off-the-shelf circuit components.