Conference Paper

Microcontroller Based Less Switches Topology and Digital Gating Technique for Single-Phase Five-Level Inverter

Figure 3

Circuit diagram of cascade multilevel inverter.
820879.fig.003