Table of Contents Author Guidelines Submit a Manuscript
International Journal of Antennas and Propagation
Volume 2014 (2014), Article ID 947373, 20 pages
http://dx.doi.org/10.1155/2014/947373
Research Article

Passive Switched Capacitor RF Front Ends for Spectrum Sensing in Cognitive Radios

1University of Minnesota, Minneapolis, MN 55455, USA
2IBM T. J. Watson Research Center, Yorktown Heights, NY 10598, USA
3Army Research Laboratory, Adelphi, MD 20783, USA

Received 16 November 2013; Accepted 22 March 2014; Published 1 June 2014

Academic Editor: Amor Nafkha

Copyright © 2014 Bodhisatwa Sadhu et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. B. Fette, Cognitive Radio Technology, Newnes, 2006.
  2. B. Sadhu and R. Harjani, Cognitive Radio Receiver Front-Ends: RF/Analog Circuit Techniques, Springer, 2014.
  3. T. Ulversoy, “Software defined radio: challenges and opportunities,” IEEE Communications Surveys and Tutorials, vol. 12, no. 4, pp. 531–550, 2010. View at Publisher · View at Google Scholar · View at Scopus
  4. D. Cabric, I. D. O'Donnell, M. S.-W. Chen, and R. W. Brodersen, “Spectrum sharing radios,” IEEE Circuits and Systems Magazine, vol. 6, no. 2, pp. 30–45, 2006. View at Publisher · View at Google Scholar · View at Scopus
  5. Q. Zhao and B. M. Sadler, “A survey of dynamic spectrum access,” IEEE Signal Processing Magazine, vol. 24, no. 3, pp. 79–89, 2007. View at Publisher · View at Google Scholar · View at Scopus
  6. A. Valdes-Garcia, A. L. Natarajan, L. Duixian et al., “A fully-integrated dual-polarization 16-element W-band phased-array transceiver in SiGe BiCMOS,” in Proceedings of the Radio Frequency Integrated Circuits Symposium (RFIC '13), pp. 375–378, 2013.
  7. S. Kalia, S. A. Patnaik, B. Sadhu et al., “Multi-beam spatio-spectral beamforming receiver for wideband phased arrays,” IEEE Transactions on Circuits and Systems I, vol. 60, no. 8, pp. 2018–2029, 2013. View at Google Scholar
  8. B. Sadhu, M. Sturm, B. M. Sadler, and R. Harjani, “A 5GS/s 12.2pJ/conv. analog charge-domain FFT for a software defined radio receiver front-end in 65nm CMOS,” in Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium, pp. 39–42, 2012.
  9. R. Bagheri, A. Mirzaei, S. Chehrazi et al., “An 800-MHz-6-GHz software-defined wireless receiver in 90-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 41, no. 12, pp. 2860–2875, 2006. View at Publisher · View at Google Scholar · View at Scopus
  10. B. Sadhu, M. Sturm, B. M. Sadler, and R. Harjani, “Building an on-chip spectrum sensor for cognitive radios,” IEEE Communications Magazine, vol. 52, no. 4, pp. 92–100, 2014. View at Google Scholar
  11. W.-H. Chen, G. Liu, B. Zdravko, and A. M. Niknejad, “A highly linear broadband CMOS LNA employing noise and distortion cancellation,” IEEE Journal of Solid-State Circuits, vol. 43, no. 5, pp. 1164–1175, 2008. View at Publisher · View at Google Scholar · View at Scopus
  12. Z. Ru, N. A. Moseley, E. A. M. Klumperink, and B. Nauta, “Digitally enhanced software-defined radio receiver robust to out-of-band interference,” IEEE Journal of Solid-State Circuits, vol. 44, no. 12, pp. 3359–3375, 2009. View at Publisher · View at Google Scholar · View at Scopus
  13. M. C. M. Soer, E. A. M. Klumperink, Z. Ru, F. E. Van Vliet, and B. Nauta, “A 0.2-to-2.0GHz 65nm CMOS receiver without LNA achieving >11dBm IIP3 and <6.5 dB NF,” in Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC '09), pp. 222–223, February 2009. View at Publisher · View at Google Scholar · View at Scopus
  14. T.-L. Hsieh, P. Kinget, and R. Gharpurey, “A rapid interference detector for ultra wideband radio systems in 0.13μm CMOS,” in Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium (RFIC '08), pp. 347–350, June 2008. View at Publisher · View at Google Scholar · View at Scopus
  15. M. Elbadry, B. Sadhu, J. Qiu, and R. Harjani, “Dual channel injection-locked quadrature LO generation for a 4GHz instantaneous bandwidth receiver at 21GHz center frequency,” in Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium, pp. 333–336, 2012.
  16. S. Kalia, M. Elbadry, B. Sadhu, S. Patnaik, J. Qiu, and R. Harjani, “A simple, unified phase noise model for injection-locked oscillators,” in Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium (RFIC '11), pp. 1–4, June 2011. View at Publisher · View at Google Scholar · View at Scopus
  17. Z. Ru, E. A. M. Klumperink, and B. Nauta, “On the suitability of discrete-time receivers for software-defined radio,” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '07), pp. 2522–2525, May 2007. View at Scopus
  18. K. Muhammad, D. Leipold, B. Staszewski et al., “A discrete-time bluetooth receiver in a 0.13μm digital CMOS process,” in Proceedings of the IEEE International Solid-State Circuits Conference, pp. 267–527, February 2003. View at Scopus
  19. K. Muhammad, Y.-C. Ho, T. Mayhugh et al., “A discrete time quad-band GSM/GPRS receiver in a 90 nm digital CMOS process,” in Proceedings of the IEEE Custom Integrated Circuits Conference, pp. 809–812, September 2005. View at Publisher · View at Google Scholar · View at Scopus
  20. D. Jakonis, K. Folkesson, J. Ḑbrowski, P. Eriksson, and C. Svensson, “A 2.4-GHz RF sampling receiver front-end in 0.18-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 40, no. 6, pp. 1265–1277, 2005. View at Publisher · View at Google Scholar · View at Scopus
  21. Z. Ru, E. A. M. Klumperink, and B. Nauta, “Discrete-time mixing receiver architecture for RF-sampling software-defined radio,” IEEE Journal of Solid-State Circuits, vol. 45, no. 9, pp. 1732–1745, 2010. View at Publisher · View at Google Scholar · View at Scopus
  22. R. Bagheri, A. Mirzaei, M. E. Heidari et al., “Software-defined radio receiver: dream to reality,” IEEE Communications Magazine, vol. 44, no. 8, pp. 111–118, 2006. View at Publisher · View at Google Scholar · View at Scopus
  23. N. J. Guilar, F. Lau, P. J. Hurst, and S. H. Lewis, “A passive switched-capacitor finite-impulse-response equalizer,” IEEE Journal of Solid-State Circuits, vol. 42, no. 2, pp. 400–409, 2007. View at Publisher · View at Google Scholar · View at Scopus
  24. K. W. Martin, “Complex signal processing is not complex,” IEEE Transactions on Circuits and Systems I, vol. 51, no. 9, pp. 1823–1836, 2004. View at Publisher · View at Google Scholar · View at Scopus
  25. B. Sadhu, M. Sturm, B. M. Sadler, and R. Harjani, “Analysis and design of a 5 GS/s analog charge-domain FFT for an SDR front-end in 65 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 48, no. 5, pp. 1199–1211, 2013. View at Google Scholar
  26. A. Mirzaei, S. Chehrazi, R. Bagheri, and A. A. Abidi, “Analysis of first-order anti-aliasing integration sampler,” IEEE Transactions on Circuits and Systems I, vol. 55, no. 10, pp. 2994–3005, 2008. View at Publisher · View at Google Scholar · View at Scopus
  27. J.-O. Plouchart, M. Ferriss, B. Sadhu, M. Sanduleanu, B. Parker, and S. Reynolds, “A 73.9–83.5 GHz synthesizer with- 111dBc/Hz phase noise at 10MHz offset in a 130nm SiGe BiCMOS technology,” in Proceedings of the Radio Frequency Integrated Circuits Symposium (RFIC '13), pp. 123–126, IEEE, 2013.
  28. B. Sadhu, M. A. Ferriss, J.-O. Plouchart et al., “A 21.8-27.5GHz PLL in 32nm SOI using Gm linearization to achieve -130dBc/Hz phase noise at 10MHz offset from a 22GHz carrier,” in Proceedings of the IEEE Radio Frequency Integrated Circuits Symposium, pp. 75–78, 2012.
  29. B. Sadhu, J. Kim, and R. Harjani, “A CMOS 3.3-8.4 GHz wide tuning range, low phase noise LC VCO,” in Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '09), pp. 559–562, September 2009. View at Publisher · View at Google Scholar · View at Scopus
  30. B. Sadhu and R. Harjani, “Capacitor bank design for wide tuning range LC VCOs: 850MHz-7.1GHz (157%),” in Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS '10), pp. 1975–1978, June 2010. View at Publisher · View at Google Scholar · View at Scopus
  31. S. Sun, F. Wang, S. Yaldiz et al., “Indirect performance sensing for on-chip analog selfhealing via Bayesian model fusion,” in Proceedings of the Custom Integrated Circuits Conference (CICC '13), pp. 1–4, 2013.
  32. B. Sadhu, M. A. Ferriss, A. S. Natarajan et al., “A linearized, low-phase-noise VCO-based 25-GHz PLL with autonomic biasing,” IEEE Journal of Solid-State Circuits, vol. 48, no. 5, pp. 1138–1150, 2013. View at Google Scholar
  33. M. Lehne and S. Raman, “A 0.13-um 1-GS/s CMOS discrete-time FFT processor for ultra-wideband OFDM wireless receivers,” IEEE Transactions on Microwave Theory and Techniques, vol. 59, no. 6, pp. 1639–1650, 2011. View at Google Scholar
  34. F. Rivet, Y. Deval, J. -B. Begueret, D. Dallet, P. Cathelin, and D. Belot, “The experimental demonstration of a SASP-based full software radio receiver,” IEEE Journal Solid-State Circuits, vol. 45, no. 5, pp. 979–988, 2010. View at Google Scholar
  35. F. J. Harris, C. Dick, and M. Rice, “Digital receivers and transmitters using polyphase filter banks for wireless communications,” IEEE Transactions on Microwave Theory and Techniques, vol. 51, no. 4, pp. 1395–1412, 2003. View at Publisher · View at Google Scholar · View at Scopus
  36. A. V. Oppenheim, R. W. Schafer, and J. R. Buck, Discrete-Time Signal Processing, Prentice Hall, Upper Saddle River, NJ, USA, 2nd edition, 1999.