Table of Contents Author Guidelines Submit a Manuscript
International Journal of Biomedical Imaging
Volume 2007, Article ID 29160, 9 pages
http://dx.doi.org/10.1155/2007/29160
Research Article

A Fast CT Reconstruction Scheme for a General Multi-Core PC

1Biomedical Engineering Department, University of Iowa, Iowa City, IA 52244, USA
2Electrical and Computer Engineering Department, University of Iowa, Iowa City, IA 52244, USA
3Biomedical Imaging Division, VT-WFU School of Biomedical Engineering and Sciences, Virginia Polytechnic Institute and State University, Blacksburg, VA 24061, USA

Received 28 February 2007; Accepted 24 April 2007

Academic Editor: Yibin Zheng

Copyright © 2007 Kai Zeng et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Abstract

Expensive computational cost is a severe limitation in CT reconstruction for clinical applications that need real-time feedback. A primary example is bolus-chasing computed tomography (CT) angiography (BCA) that we have been developing for the past several years. To accelerate the reconstruction process using the filtered backprojection (FBP) method, specialized hardware or graphics cards can be used. However, specialized hardware is expensive and not flexible. The graphics processing unit (GPU) in a current graphic card can only reconstruct images in a reduced precision and is not easy to program. In this paper, an acceleration scheme is proposed based on a multi-core PC. In the proposed scheme, several techniques are integrated, including utilization of geometric symmetry, optimization of data structures, single-instruction multiple-data (SIMD) processing, multithreaded computation, and an Intel C++ compilier. Our scheme maintains the original precision and involves no data exchange between the GPU and CPU. The merits of our scheme are demonstrated in numerical experiments against the traditional implementation. Our scheme achieves a speedup of about 40, which can be further improved by several folds using the latest quad-core processors.