Table of Contents
International Journal of Microwave Science and Technology
Volume 2009 (2009), Article ID 758783, 10 pages
http://dx.doi.org/10.1155/2009/758783
Research Article

A Discrete-Time Downsampling FIR Filter for Windowed Integration Samplers

1Analog and Mixed Signal Center (AMSC), Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX 77843, USA
2Army Research Laboratory, AMSRD-ARL-CI-NT, Adelphi, MD 20783, USA

Received 1 September 2009; Revised 15 November 2009; Accepted 16 December 2009

Academic Editor: Liang-Hung Lu

Copyright © 2009 Karthik Raviprakash et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Linked References

  1. J. Mitola, “The software radio architecture,” IEEE Communications Magazine, vol. 33, no. 5, pp. 26–38, 1995. View at Publisher · View at Google Scholar
  2. R. Bagheri, A. Mirzaei, S. Chehrazi et al., “An 800-MHz-6-GHz software-defined wireless receiver in 90-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 41, no. 12, pp. 2860–2875, 2006. View at Publisher · View at Google Scholar · View at Scopus
  3. A. Yoshizawa and S. Lida, “A gain-boosted discrete-time charge-domain FIR LPF with double-complementary MOS parametric amplifiers,” in Proceedings of IEEE International Conference on Solid-State Circuits (ISSCC '08), vol. 51, pp. 68–69, San Francisco, Calif, USA, February 2008. View at Publisher · View at Google Scholar · View at Scopus
  4. R. B. Staszewski, K. Muhammad, D. Leipold et al., “All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 39, no. 12, pp. 2278–2291, 2004. View at Publisher · View at Google Scholar · View at Scopus
  5. P. K. Prakasam, M. Kulkarni, X. Chen, S. Hoyos, and B. M. Sadler, “Emerging technologies in software defined receivers,” in Proceedings of IEEE Radio and Wireless Symposium (RWS '08), pp. 719–722, Orlando, Fla, USA, January 2008. View at Publisher · View at Google Scholar · View at Scopus
  6. G. Xu and J. Yuan, “Performance analysis of general charge sampling,” IEEE Transactions on Circuits and Systems II, vol. 52, no. 2, pp. 107–111, 2005. View at Publisher · View at Google Scholar · View at Scopus
  7. C. A. Laber and P. R. Gray, “20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels,” IEEE Journal of Solid-State Circuits, vol. 28, no. 4, pp. 462–470, 1993. View at Publisher · View at Google Scholar · View at Scopus
  8. S. Karvonen, T. A. D. Riley, and J. Kostamovaara, “A CMOS quadrature charge-domain sampling circuit with 66-dB SFDR up to 100 MHz,” IEEE Transactions on Circuits and Systems I, vol. 52, no. 2, pp. 292–304, 2005. View at Publisher · View at Google Scholar · View at Scopus
  9. R. Bagheri, A 800-MHz to 6-GHz CMOS software-defined-radio receiver for mobile terminals, Ph.D. dissertation, UCLA, 2007.
  10. K. Kundert, “Simulating switched-capacitor filters with spectreRF,” http://www.designers-guide.org/Analysis/sc-filters.pdf.